Intel and compatable CPU's Programming Information
Intel SSE MMX2 KNI documentation
AMD 64 Bit & Opteron resource on this site
Intel Itanium 64 Bit processor
CPU Heat Dissipation Table
Intel 80386 Reference Programmer's Manual
up:
Table of Contents
prev: 4.2 Systems Instructions
next: 5.1 Segment Translation
Chapter 5 Memory Management
The 80386 transforms logical addresses (i.e., addresses as viewed by
programmers) into physical address (i.e., actual addresses in physical
memory) in two steps:
- Segment translation, in which a logical address (consisting of a
segment selector and segment offset) are converted to a linear address.
- Page translation, in which a linear address is converted to a physical
address. This step is optional, at the discretion of systems-software
designers.
These translations are performed in a way that is not visible to
applications programmers.
Figure 5-1
illustrates the two translations at a
high level of abstraction.
Figure 5-1
and the remainder of this chapter present a simplified view of
the 80386 addressing mechanism. In reality, the addressing mechanism also
includes memory protection features. For the sake of simplicity, however,
the subject of protection is taken up in another chapter,
Chapter 6.
5.1 Segment Translation
5.2 Page Translation
5.3 Combining Segment and Page Translation
up:
Table of Contents
prev: 4.2 Systems Instructions
next: 5.1 Segment Translation